Timeloop/Accelergy Tutorial (Hands-on Session) @ ISCA 2020
June 1, 2020
2,420
25
1
1.07%
Search the Record
IndexedEvery word spoken in this episode is indexed. Type any phrase to jump straight to the moment it was said.
Type any word or phrase that may have been spoken. Click a result to seek the player to that exact moment.
Try a name, a topic, or a quoted line
Mit Eems Group Pi Vivienne Sze Episodes Around June 1, 2020
See what was published immediately before and after this episode.
2:00:24Now PlayingTimeloop/Accelergy Tutorial (Hands-on Session) @ ISCA 2020
Chapters
YouTube Description
as posted by the channelTutorial Website
This video focuses on handson exercises. Introduction and Overview Lecture at
Outline:
Timeloop Slides
Accelergy Slides
Deep neural networks have emerged as the key approach for solving a wide range of complex problems. To provide high performance and energy efficiency to this class of computation and memory-intensive applications, many DNN accelerators have been proposed in recent years. In order to systematically evaluate arbitrary DNN accelerator designs, we need to have an infrastructure that is able to:
* Describe a wide range of architectures
* Find optimal mappings for a wide range of workloads onto the architecture
* Accurately predict energy for a range of accelerator designs
* Handle a wide range of technologies
In this tutorial, we will present two integrated tools that enable rapid evaluation of DNN accelerators:
* Mapping exploration with Timeloop
* Energy estimation with Accelergy
Tutorial Organizers: Angshuman Parashar (NVIDIA), Yannan Nellie Wu (MIT), Po-An Tsai (NVIDIA), Vivienne Sze (MIT), Joel S. Emer (NVIDIA, MIT)
Guests & Subjects Covered
Sentinel Indexing in Progress
Metadata and chapters are available. Claim extraction for this episode is pending.
All video content is delivered via YouTube embedded players in accordance with the YouTube Terms of Service. Sentinel provides research tools that promote discovery and accountability across political media.