Systematic Modeling and Design of Sparse Tensor Accelerators [Nellie Wu]

Abstract: Sparse tensor algebra is an important computation kernel in many popular applications, such as image classification and language processing. The sparsity in such kernels motivates the development of many sparse tensor accelerators. However, despite the abundant existing proposals, there has not been a systematic way to understand, model, and develop sparse tensor accelerators.

To address the above limitations, we first present a well-defined taxonomy of sparsity-related acceleration features to allow a systematic understanding of the sparse tensor accelerator design space. Based on the taxonomy, we propose Sparseloop, the first analytical modeling tool for fast, accurate, and flexible evaluations of sparse tensor accelerators, enabling early-stage exploration of the large and diverse design space. Employing Sparseloop, we search the design space and present an efficient and flexible deep neural network (DNN) accelerator that accelerates DNNs with a novel sparsity pattern, called hierarchical structured sparsity, with the key insight that we can efficiently accelerate diverse degrees of sparsity by having them hierarchically composed of simple sparsity patterns.

Related publications:

* Y. N. Wu, P. Tsai, A. Parashar, V. Sze, J. Emer, “SparseloopAn Analytical Approach to Sparse Tensor Accelerator Modeling,” ACM/IEEE International Symposium on Microarchitecture (MICRO), October 2022. Project website

*Y. N. Wu, P. Tsai, S. Muralidharan, A. Parashar, V. Sze, J. Emer, "HighLightEfficient and Flexible DNN Acceleration with Hierarchical Structured Sparsity," ACM/IEEE International Symposium on Microarchitecture (MICRO), October 2023.

* Y. N. Wu, J. S. Emer, V. Sze, “AccelergyAn ArchitectureLevel Energy Estimation Methodology for Accelerator Designs,” International Conference on ComputerAided Design (ICCAD), November 2019. Project website

Information about accessibility can be found at